![]() |
|||||||
|
|||||||
![]() |
TLP542G资料 | |
![]() |
TLP542G PDF Download |
File Size : 116 KB
Manufacturer:TOS Description:4.5-ns pin-to-pin logic delays with counter frequencies of up to 227.3 MHz MultiVoltTM I/O interface enables device core to run at 3.3 V, while I/O pins are compatible with 5.0-V, 3.3-V, and 2.5-V logic levels Pin counts ranging from 44 to 256 in a variety of thin quad flat pack (TQFP), plastic quad flat pack (PQFP), ball-grid array (BGA), space- saving FineLine BGATM , and plastic J-lead chip carrier (PLCC) packages Supports hot-socketing in MAX 7000AE devices Programmable interconnect array (PIA) continuous routing structure for fast, predictable performance PCI-compatible Bus-friendly architecture, including programmable slew-rate control Open-drain output option Programmable macrocell registers with individual clear, preset, clock, and clock enable controls Programmable power-up states for macrocell registers in MAX 7000AE devices Programmable power-saving mode for 50% or greater power reduction in each macrocell Configurable expander product-term distribution, allowing up to 32 product terms per macrocell Programmable security bit for protection of proprietary designs 6 to 10 pin- or logic-driven output enable signals Two global clock signals with optional inversion Enhanced interconnect resources for improved routability Fast input setup times provided by a dedicated path from I/O pin to macrocell registers Programmable output slew-rate control Programmable ground pins |
相关型号 | |
◆ AT24C02C-SSHM | |
◆ TPS22959DNYR | |
◆ ZR431F01TA | |
◆ ZMM55C5V6 | |
◆ ZJY-4P | |
◆ Z9023106PSC | |
◆ Z86L8108SSCR535HTR | |
◆ Z86E0812PSC | |
◆ Z86319 | |
◆ Z8623012SSC |
1PCS | 100PCS | 1K | 10K | ||
价 格 | |||||
型 号:TLP542G 厂 家:TOS 封 装:DIP/SOP 批 号:07+ 数 量:2000 说 明:全新库存,专业TOSHIBA供应商 |
|||||
运 费: 所在地: 新旧程度: |
|||||
联系人:林小姐 |
电 话:086-755-23815997 |
手 机:13632589437 |
QQ:1097182423,2851921558 |
MSN: |
传 真:0755-23815984 |
EMail:joylin@hongbotong.com |
公司地址: 深圳市福田区深南中路3006号佳和大厦B座2007室 |