![]() |
|||||||
|
|||||||
![]() |
SNY422-SONY资料 | |
![]() |
SNY422-SONY PDF Download |
File Size : 116 KB
Manufacturer:ST Description:Notes. 1. Clock on latency is defined from when the clock enable goes active to when the first valid clock comes out of the device. 2. Clock off latency is defined from when the clock enable goes inactive to when the last clock is driven low out of the device. 3. Power up latency is when PD# goes inactive (high) to when the first valid clocks are output by the device. 4. Power down has controlled clock counts applicable to CPUCLK, PCICLK only. The REF will be stopped independant of these. |
相关型号 | |
◆ AT24C02C-SSHM | |
◆ TPS22959DNYR | |
◆ ZR431F01TA | |
◆ ZMM55C5V6 | |
◆ ZJY-4P | |
◆ Z9023106PSC | |
◆ Z86L8108SSCR535HTR | |
◆ Z86E0812PSC | |
◆ Z86319 | |
◆ Z8623012SSC |
1PCS | 100PCS | 1K | 10K | ||
价 格 | |||||
型 号:SNY422-SONY 厂 家:ST 封 装:DIP24 批 号:06+ 数 量:2210 说 明:全新原装正品,优势库存热卖中! |
|||||
运 费: 所在地: 新旧程度: |
|||||
联系人:林小姐 |
电 话:086-755-23815997 |
手 机:13632589437 |
QQ:1097182423,2851921558 |
MSN: |
传 真:0755-23815984 |
EMail:joylin@hongbotong.com |
公司地址: 深圳市福田区深南中路3006号佳和大厦B座2007室 |