 |
|||||||
|
|||||||
|
|
|||||||
|
|||||||
|
|
| MAX481EESA资料 | |
|
MAX481EESA PDF Download |
|
File Size : 116 KB
Manufacturer:MAXIM Description:When WEN1 is LOW and WEN2/LD is HIGH, data is written into the FIFO on the rising edge of the WCLK signal. While WEN1 and WEN2/LD are held active, data is continually written into the FIFO on each WCLK cycle. The output port is controlled in a similar manner by a free-running read clock (RCLK) and two read enable pins (REN1, REN2). In addition, the CY7C4261/71/81/91V has an output enable pin (OE). The read (RCLK) and write (WCLK) clocks may be tied together for single-clock operation or the two clocks may be run indepen- dently for asynchronous read/write applications. Clock frequencies up to 100 MHz are achievable. Depth expansion is possible using one enable input for system control, while the other enable is controlled by expansion logic to direct the flow of data. |
|
| 相关型号 | |
| ◆ AT24C02C-SSHM | |
| ◆ TPS22959DNYR | |
| ◆ ZR431F01TA | |
| ◆ ZMM55C5V6 | |
| ◆ ZJY-4P | |
| ◆ Z9023106PSC | |
| ◆ Z86L8108SSCR535HTR | |
| ◆ Z86E0812PSC | |
| ◆ Z86319 | |
| ◆ Z8623012SSC | |
| 1PCS | 100PCS | 1K | 10K | ||
| 价 格 | |||||
|
型 号：MAX481EESA 厂 家：MAXIM 封 装：SMD 批 号：09+ 数 量：3200 说 明：全新原装大量长期供应 |
|||||
|
运 费： 所在地： 新旧程度： |
|||||
| 联系人：林小姐 |
| 电 话：086-755-23815997 |
| 手 机：13632589437 |
| QQ：1097182423,2851921558 |
| MSN： |
| 传 真：0755-23815984 |
| EMail：joylin@hongbotong.com |
| 公司地址： 深圳市福田区深南中路3006号佳和大厦B座2007室 |
